


**Jay Johnson, Michael Neilsen, Paul Vianco, N. Rob Sorensen, Mike Montoya,
Armando Fresquez – Sandia National Laboratories**

While the primary failure mode for AFD devices is unknown, microelectronic and discrete component solder bonds are known to fail on printed wiring boards as a result of harsh thermal environments. Specifically, thermo-mechanical solder fatigue failure is common in thermal cycling environments (e.g., automotive applications), so it was believed solder fatigue would be one of the leading causes of AFD failure in outdoor inverters which experience diurnal and seasonal cycling. To determine the lifetime of the solder joints, the following process was employed:




To find the number of accelerated thermal cycles which produce 1-year of equivalent inverter exposure, a SNL-developed finite element analysis (FEA) code with Unified Creep Plasticity Damage (UCPD) material models for solder was run for rainfall count binned inverter thermal profiles and compared to simulations of -55 to 125°C cycles. The number of equivalent accelerated cycles was determined for the following thermal histories:

1. ambient temperature within a 5 kW inverter at the Florida Solar Energy Center (FSEC)
2. ambient temperature within a 3 kW inverter at the Southwest Region Experiment Station (SWRES) at the New Mexico State University in Las Cruces, NM.
3. integrated circuit heat sink temperature within a 3 kW inverter at SWRES (theoretical comparison only).



Solder fatigue damage calculations for the joints of the gull-wing 16-lead small outline integrated circuit (SOIC), 6-joint leaded ceramic chip carrier (LCCC) clock, and 1206 capacitor were performed.



Calculations indicated that the fatigue damage rate was highest in the clock solder joints. The FSEC ambient inverter thermal history was the most damaging internal ambient environment, so it was used to find the expected life and equivalent number of accelerated life cycles.

Life (dt)	Count	Crack Initiation Failure Criterion			50% Solder Crack Failure Criterion			Complete Crack (Open) Failure Criterion		
		Damage per hour	Damage per year	Damage per cycle	Damage per cycle	Damage per year	Damage per cycle	Damage per hour	Damage per year	
4.482	35	5.52E-26	1.48E-09	2.19E-09	2.08E-17	6.98E-11	8.28E-11	1.04E-13	3.49E-11	4.14E-11
16.680	25	2.16E-06	0.00005	0.00006	1.04E-07	2.66E-06	3.09E-06	5.21E-08	1.30E-06	1.55E-06
10.382	11	0.00001	0.00056	0.00066	4.65E-09	0.00003	0.00006	0.00002	0.00002	0.00003
21.580	8	0.00029	0.00131	0.00149	0.00007	0.00163	0.00017	0.00001	0.00016	0.00020
27.953	34	0.00088	0.03602	0.03561	0.00011	0.00389	0.00417	0.00001	0.00177	0.00205
33.350	78	0.02161	0.16811	0.19426	0.00025	0.02167	0.02572	0.00003	0.00165	0.00203
38.323	124	0.04383	0.54388	0.64475	0.00026	0.07654	0.09886	0.00002	0.00289	0.03594
43.261	38	0.00818	0.30870	0.36547	0.00131	0.04368	0.05183	0.00027	0.00734	0.00921
48.113	9	0.00199	0.00771	0.00922	0.00013	0.00179	0.00219	0.00006	0.00081	0.00100
55.334	3	0.02528	0.06770	0.08013	0.00278	0.00813	0.00969	0.00003	0.00196	0.00239
Total	668	0.05237	1.23277	1.46233	0.00426	0.10497	0.20101	0.00273	0.07183	0.08227
Years to Failure in Field		68.4			407.5			1173		
Damage per 50 to 125°C		1.7100%			0.15337%			0.02941%		
Accelerated Cycle to Failure		85.5			750			3400		
Accelerated Cycle per Year in Field		1.25			1.51			2.90		

Damage from rainflow cycle bins and calculations for equivalent damage from accelerated cycles for three crack-propagation failure criteria.

All 10 of the AFD boards were exposed to 225 thermal cycles. After every five cycles, the boards were tested using the internal diagnostic self test function; and after 45 cycles (15.5 years of equivalent solder damage using the 100% solder crack failure criteria), physical arc-fault tests were conducted at the Distributed Energy Technologies Laboratory at SNL. After all the accelerated cycles, there were no failures from solder fatigue. Rather, there were infant mortality failures of 30% of the AFDs; and therefore, the expected lifetimes of those parts could not be calculated using the FEA model. In all the failed boards, visual inspection of the solder joints was performed and all joints were in excellent condition.

[illegible]

AFD Number	Thermal Cycles																				Qcodes	Years to Failure			
	140	145	150	155	160	165	170	175	180	185	190	195	200	205	210	215	220	225	230	235			240		
1	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	Failure	0	Failure
2	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	Failure	0	Failure
3	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	Failure	0	Failure
4	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	Failure	0	Failure
5	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	Failure	0	Failure
6	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	Failure	0	Failure
7	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	Failure	0	Failure
8	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	Failure	0	Failure
9	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	Failure	0	Failure
10	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	Failure	0	Failure
Open Failure	1481	560	561	574	582	560	584	601	621	638	655	672	680	703	724	741	754	776							

Summary of the AFD board tests. The equivalent number of years to failure in the field could not be calculated because the thermal cycles did not accelerated the solder fatigue failure mode.

1. The on-board diagnostic self test function of the AFDs works well to indicate when the functionality of the boards is lost.
2. Solder fatigue is an unlikely AFD failure mode when installed in an inverter.
3. Since the AFD are required to operate for long periods of time in harsh environments, using a burn-in (stress screen) process to identify faulty components will be used in the future.